Diode models and circuits; DC biasing of bipolar-junction (BJT) and field-effect transistors (FET); small-and large-signal transistor models, frequency analysis of single-stage AC amplifiers.
Prerequisites: EEL 3112 (grading C or better)
Required Textbooks: Mark N. Horenstein, Microelectronic Circuits and Devices, 2nd ed., Prentice Hall, 1996.
Course Topics:
Instructional Objectives: At the conclusion of this course, you should be able to
|
|
|
|
|
|
|
|
|
Syllabus, linear electronic elements | ||
|
|
|
Kirchhoff’s and superposition laws | ||
|
01/12 |
|
Thevenin and Norton equivalent circuits | HW1:1.3,1.7,1.8,1.13,1.28,1.31,1.54,1.62, | |
| 01/15 | No Class, Martin L. King, Jr. Day | 1.69,1.73 | ||
| 01/17 |
|
RCL time constant | ||
| 01/19 |
|
Nonlinear elements, graphical analysis | ||
| 01/22 |
|
Physical picture of diode | HW2:3.3,3.4,3.10,3.20,3.21,3.36,3.40,3.44, | |
| 01/24 |
|
Physical pictuer of diode linear II | 3.47 | |
| 01/26 |
|
IV of diode, graphical method,diode linear mode l | ||
| 01/29 |
|
Clipping, limiting circuits | HW3:3.105,3.107,3.133,3.134,4.3,4.8,4.18, | |
| 01/31 |
|
Rectifiercuits(half-wave) | 4.22,4.32,4.40 | |
| 02/02 |
|
Bridge rectifier, power-supply circuits | ||
| 02/05 |
|
Zener diode,voltage regulation | HW4:4.57,4.58,4.67,4.72,4.76,4.77,4.18 | |
| 02/07 |
|
Three-terminal devices | 4.94,4,98,4.101 | |
| 02/09 |
|
JEFTI | ||
| 02/12 |
|
JEFTII | ||
| 02/14 |
|
Exam I | ||
| 02/16 |
|
MOSFET I | ||
| 02/19 |
|
MOSFE II | HW5:5.1,5.5,5.12,5.15,5.25,5.32,5.60,5.98, | |
|
|
|
BJT I | ||
| 02/23 |
|
BJT II, power limitation | 5.99,5.108 | |
| 02/26 |
|
Photodiode,LED | ||
| 02/28 |
|
BJT inverter | ||
| 03/02 |
|
MOS inverters | ||
| 03/05 |
|
MOS inverter with MOS load | HW6: 6.3,6.5,6.12,6.27,6.62,6.71,6.81 | |
| 03/07 |
|
CMOS inverter | ||
| 03/09 |
|
BJT and MOS voltage followers | ||
| 03/12-03/16 | Spring Break | |||
| 03/19 |
|
BJT and MOS logic inverters | HW7: 6.82,6.84,6.90,7.14,7.15,7.16,7.19, | |
| 03/21 |
|
Bias I | 7.24,7.30 | |
| 03/23 |
|
Bias II | ||
| 03/26 |
|
Bias III | HW8: 7.21,7.55,7.62,7.85,7.96,7.99 | |
| 03/28 |
|
BJT small-signal model I | ||
| 03/30 |
|
Exam II | ||
| 04/02 |
|
BJT small-signal model II, MOS small-signal model I | HW9: 7.104,7.106,7.113,7.119,7.120 | |
| 04/04 |
|
MOS small-signal model II | ||
| 04/06 |
|
Non-ideal small-signal model | ||
| 04/09 |
|
Source of capacitance in small-signal model | HW10: 9.4,9.5,9.7,9.18,9.23 | |
| 04/11 |
|
Bode plot representation | ||
| 04/13 |
|
High-frequency capacitor | ||
| 04/16 |
|
Low-frequency capacitor | ||
| 04/18 |
|
The dominant-pole concept | HW11: 9.19,9.37,9.45(a,b),9.48 | |
| 04/20 |
|
instructor’s materials | ||
| 04/23-04/27 |
|
Final Exam week |